

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/632,496	07/31/2003	Chang-Hyun Lee	4591-352	4410
20575 7	590 08/23/2005		EXAMINER	
MARGER JOHNSON & MCCOLLOM, P.C.			KANG, DONGHEE	
210 SW MORI PORTLAND,	RISON STREET, SUITE 4 OR 97204	.00	ART UNIT	PAPER NUMBER
TORTEMUS,			2811	
			DATE MAILED: 08/23/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

Paper No(s)/Mail Date _____.

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

6) Other: _____.

5) Notice of Informal Patent Application (PTO-152)

Application/Control Number: 10/632,496

Art Unit: 2811

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after allowance or after an Office action under *Ex Parte Quayle*, 25 USPQ 74, 453 O.G. 213 (Comm'r Pat. 1935). Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, prosecution in this application has been reopened pursuant to 37 CFR 1.114. Applicant's submission filed on 8-5-05 has been entered.

Drawings

2. The drawings were received on 8-5-05. These drawings are acceptable.

Claim Objections

3. Claims 31-35 are objected to because of the following informalities:

Re claim 31, the phrase "forming a triple layer over the substrate where the first conductive layer formed" is misdescriptive because the triple layer is also formed over the substrate where the first conductive layer is not formed which is called as a cell array region to form a cell gate pattern in the cell array region". Applicant recites that "patterning the high conductivity layer, the second conductivity layer, and the triple layer to form a cell gate pattern in the cell array region" in line 18-19 Appropriate correction is required. Claims 32-35 are objected because each includes the limitations of independent claim 31.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 22 & 24 are rejected under 35 U.S.C. 102(b) as being anticipated by Maiti et al. (US 5,861,347).

Maiti et al. teach a method comprising (Fig.7):

forming a device isolation layer (18) in a substrate (11) to define a low voltage region (16), a high voltage region (14), and a cell array region (12) therein; forming a first gate insulating layer (36) on the substrate in the low voltage region; forming a second gate insulating layer (34) on the substrate in the high voltage region; forming a first conductive layer (38 b & 38 c) overlying the low voltage region and the high voltage region; forming a triple layer (26, 28, & 30) on the substrate in the cell array region, the triple layer including a tunneling layer, a charge storage layer, and a blocking insulating layer; and forming a second conductive layer (38a) on the triple layer, wherein the second gate insulating layer is thicker than the first gate insulating layer.

Allowable Subject Matter

6. Claims 25-30 & 36-44 are allowed.

Claim 23 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 31-35 would be allowable if rewritten or amended to overcome the objection, set forth in this Office action.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Donghee Kang whose telephone number is 571-272-1656. The examiner can normally be reached on Monday through Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steve Loke can be reached on 571-272-1657. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Donghee Kang Primary Examiner Art Unit 2811

Klang Haylue

Page 4

dhk